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Abstract: Test compaction is an effective technique for reducing test data volume and test appli-
cation time. The authors present a new static test compaction technique based on test vector
decomposition and clustering. Test vectors are decomposed and clustered for faults in an increasing
order of faults detection count. This clustering order gives more degree of freedom and results in
better compaction. Experimental results demonstrate the effectiveness of the proposed approach in
achieving higher compaction in a much more efﬁcient CPU time than the previous clustering-based
test compaction approaches.
1 Introduction
Recent advances in very large scale integration (VLSI) tech-
nology have enabled the fabrication of systems-on-a-chip
with millions of transistors. This tremendous increase in tran-
sistor count has resulted in large increase in test data volume
that often exceeds current testers’ memory capacity. In order
to reduce the test data volume, two basic strategies have been
investigated. The ﬁrst strategy is based on reducing the
required number of test vectors needed to achieve a given
desired fault coverage, known as test compaction. The
second strategy is based on representing the test data in a
compressed form in the tester and using decompression cir-
cuitry on chip to decompress the test data before application,
known as test compression. Both strategies are necessary to
reduce test data volume and test application time.
Test compaction techniques can be classiﬁed as static or
dynamic. In static test compaction, the number of test
vectors is reduced after they are generated, whereas in
dynamic test compaction, the number of test vectors is mini-
mised during the automatic test pattern generation (ATPG)
process. Static test compaction algorithms for combina-
tional circuits can be divided into three broad categories
[1]: (1) redundant vector elimination, (2) test vector modiﬁ-
cation; and (3) test vector addition and removal. In the ﬁrst
category, compaction is performed by dropping redundant
test vectors. A redundant test vector is a vector whose
faults are all detectable by other test vectors. Static compac-
tion algorithms falling under this category are either based
on set covering [2–4] or test vector reordering and fault
simulation [5–9]. In the second category, compaction is
performed by modifying test vectors. This is achieved by
merging of compatible test vectors based on test relaxation
or raising [10–13], essential fault pruning [7, 13–15],o r
test vector decomposition and clustering [1, 16, 17].
Finally, the third category of static compaction algorithms
consists of compaction algorithms that add new test
vectors to a given test set in order to remove some of the
already existing test vectors [8, 18].
Static compaction techniques are preferred to dynamic
compaction for several reasons. First, generating compact
test sets using dynamic compaction is more time-consuming
as many attempts to modify partially speciﬁed test vectors
to detect additional faults often fail [12]. In addition,
dynamic compaction does not take advantage of random
test generation that makes the ATPG process more efﬁcient.
Second, static compaction is ATPG-independent allowing
test sets to be generated using more efﬁcient ATPG tech-
niques. Finally, static compaction techniques could result
in more compact test sets than dynamic compaction tech-
niques as indicated by the results in [9, 15].
Recently, two static compaction techniques based on test
vector decomposition and clustering have been proposed in
[1, 16, 17]. The ﬁrst technique, called independent fault clus-
tering (IFC) [1, 16], is based on clustering test vectors
according to independent fault sets. The second technique,
called class-based clustering (CBC) [1, 17], is based on clas-
sifying test vectors into classes and then eliminating test
vectors by moving their components to other test vectors.
In this work, we propose a new test compaction technique
based on test vector decomposition and clustering. Test
vector decomposition and clustering is performed for faults
based on the number of test vectors detecting each fault,
that is fault detection count. This is in contrast to IFC
which clusters test vectors based on independent fault sets.
2 Proposed test compaction technique
Test vector decomposition is the process of decomposing a
test vector into its atomic components. An atomic com-
ponent is a child test vector that is generated by relaxing
its parent test vector for a single fault f. That is, the child
test vector contains only the assignments necessary for the
detection of f. Besides, the child test vector may detect
other faults in addition to f.
In IFC [1, 16], independent fault sets (IFSs) with respect to
a given test set are ﬁrst derived. Two faults are independent if
they are not detected by the same test vector. Then, test
vector clustering is performed based on the derived IFSs.
This is motivated by the fact that the size of the largest IFS
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after compaction and that test vector components for faults
belonging to different IFSs are potentially compatible.
During test vector clustering, compatible components, corre-
sponding to compatible faults, are mapped to the same com-
patibility set. Whenever a component is mapped to a
compatibility set, it is merged with the partial test vector of
that compatibility set. At the end of the clustering process,
each compatibility set represents a single test vector.
Our proposed test compaction technique, fault-detection
count-based clustering (FCC), is based on clustering test
vector components based on fault-detection count.
Components derived from faults with the smallest detection
count are clustered ﬁrst followed by faults with increasing
detection count. This is motivated by the fact that faults with
N detection count have N test vector components and have a
higher chance of being compatible with the existing clusters.
If a test vector component is not compatible with all the exist-
ing clusters, other test vector components are attempted. A
new cluster is created only when all the N test vector com-
ponents are not compatible with all the existing clusters.
The FCC algorithm is shown in Fig. 1 and proceeds as
follows. First, the given test set T is fault-simulated
without fault dropping. This step is performed to ﬁnd the
number and set of test vectors that detect every fault.
Second, all the faults are sorted using their detection
count in ascending order. Next, test vector components
for essential faults (i.e. detection count ¼ 1) are clustered.
In this step, for every essential fault f detected by t, the
atomic component cf corresponding to f is extracted from
t. Then, for every compatibility set CSi,i fc f is compatible
with the partial test vector in CSi,c f is mapped to CSi.
On the other hand, if the number of compatibility sets is
zero or cf is incompatible with all partial test vectors in
the existing compatibility sets, a new compatibility set is
created and cf is mapped to it.
Next, the algorithm fault simulates the existing compat-
ibility sets and drops all detected faults. This step saves
the computation time which is otherwise spent on extracting
atomic components of yet unmapped, non-essential faults
and then either mapping them to the existing compatibility
sets or creating a new compatibility set for such faults. In
addition, it could result in higher compaction.
The algorithm then focuses on the remaining unmapped,
non-essential faults. This step exhaustively checks every
component of a non-essential fault and attempts to minimise
creating a new compatibility set. For every fault, an atomic
component of a fault f is extracted. If it is incompatible with
all partial test vectors in the existing compatibility sets, a
new component is tried. In this step, a new compatibility
set is created only if the number of compatibility sets is
zero, which is possible only when there are no essential
faults. At this point, only those non-essential faults remain
which require a new compatibility set and none of their
atomic component could be mapped to any of the partially
ﬁlled existing compatibility sets.
The algorithm then randomly ﬁlls the partially ﬁlled test
vectors of the existing compatibility sets and fault-simulates
all the compatibility sets. This is done to maximise the
chances of detecting yet unmapped, non-essential faults
and therefore save an extra compatibility set. It should be
noted that random ﬁlling in step 6 does not affect compac-
tion, since it is guaranteed that none of the remaining test
vector components could map to any of the existing par-
tially ﬁlled test vectors.
Finally, the unmapped remaining non-essential faults are
clustered. The algorithm creates an additional compatibility
set for the remaining non-essential faults only if all com-
ponents of a fault f are incompatible with all partial test
vectors in the existing compatibility sets. It should be
noted that at this stage compatibility is only checked with
newly created clusters. At the end, the algorithm randomly
ﬁlls the remaining partially ﬁlled test vectors and returns the
compatibility sets as the compacted test set.
It is worth mentioning that for large circuits with large
number of faults, fault-simulation without dropping can
be restricted to a k number of fault detects. The value of k
chosen provides a tradeoff in memory and CPU time
requirement and the achieved level of compaction.
We next illustrate the steps of the proposed FCC algor-
ithm through an example. Table 1 shows a set of four test
vectors along with their detected faults and the components
generated for each fault. Faults f1 and f2 are essential faults
and will be clustered ﬁrst resulting in two sets as shown in
Table 2. We assume in this example that fault-simulating
the resulting compatibility sets will not detect additional
faults. Then, faults with detection count ¼ 2 will be clus-
tered next, i.e., faults f3, f4, f5, f7 and f8. The ﬁrst component
of f3 ¼ x0xxxx11x1 will be attempted for clustering and it
will be found incompatible with the existing sets. The
second component of f3 ¼ x0x1x1xxx1 is then successfully
clustered into the second set. The ﬁrst component of Fig. 1 Fault-detection count-based clustering (FCC)
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However, none of the components of the faults f5, f7 and f8
can be clustered in the existing sets and hence their cluster-
ing is delayed. Next, clustering is attempted for faults with
detection count ¼ 3, that is, f6. While neither the ﬁrst nor
the second components of f6 can be clustered into the exist-
ing sets, the third component of f6 ¼ 00xx11xx0x is suc-
cessfully clustered into the ﬁrst set. Next, the algorithm
will randomly ﬁll the merged test vectors of the compatibil-
ity sets and will fault-simulate the remaining undetected
faults, that is f5, f7 and f8. We assume in this example that
fault f5 will be detected by the randomly ﬁlled test
vectors. Finally, f7 and f8 will be clustered next. The ﬁrst
component of f7¼ 1x1x1xx10x is mapped to a new set.
Then, the ﬁrst component of f8¼ x1xx1xx001 is found
incompatible with the third set and hence its second com-
ponent is attempted. The second component of
f8 ¼ xxx11x0101 is then found compatible with the third
set and is clustered with it creating the merged test vector
1x111x0101, which is randomly ﬁlled to create a fully
speciﬁed test set. Thus, the test set is compacted into the fol-
lowing three test vectors: f0001110100, 1011011001,
1111100101g.
3 Experimental results
In order to demonstrate the effectiveness of the proposed
FCC test compaction technique, we have performed exper-
iments on a number of the ISCAS85 and full-scanned
versions of ISCAS89 benchmark circuits. The experiments
were run on a Pentium Mobile, with 2.0 GHz processor and
1GB DDR2 RAM. We have used test sets generated by
HITEC [19], which achieve full coverage of all detectable
faults in the circuits. HITEC test sets are used for compari-
son with the work in [1, 10, 16]. In addition, we have used
the fault simulator HOPE [20] for fault-simulation purposes
and the test relaxation algorithm in [10] for test vector
component generation.
In Table 3, we compare the test compaction results of
IFC [1, 16] and FCC algorithms when applied on the orig-
inal test set. The ﬁrst column gives the circuit name. The
second column speciﬁes the number of test vectors in
the original test set before applying any compaction. The
third and fourth columns give test set sizes after applying
reverse-order fault simulation (ROF) and random
merging (RM) [10], respectively. ROF is based on apply-
ing reverse-order and random order fault simulation for
20 iterations. RM is based on relaxing the test vectors gen-
erated by ROF and merging compatible vectors. Columns
ﬁve and six give the results of the IFC technique [1, 16]
while columns seven and eight report the results of the pro-
posed FCC technique. Test set sizes are given under the
column headed #TV. The CPU time, in seconds, required
by each of the techniques is given under the column
headed Time. The FCC technique has shown better com-
paction quality on 12 out of 15 circuits, while two circuits
resulted in a draw. In terms of overall savings, FCC has
saved more than 120 test vectors than IFC [1, 16] (with
an average compaction improvement of 7%). For
example, for the circuits c3540 and c5315, FCC achieved
24% and 25% higher compaction than IFC, respectively.
Furthermore, FCC consumes signiﬁcantly lesser CPU
time than IFC [1, 16]. It has shown 13.37 times overall
improvement than IFC [1, 16].
In order to increase the level of compaction, FCC can be
applied in an iterative manner until no compaction improve-
ment is possible. We have experimented with an iterative
version of FCC, called FCC6þ, by applying FCC iteratively
until the length of the test set cannot be reduced in the last
six iterations. Unspeciﬁed bits in the test set T are assigned
random values before every call to the FCC algorithm.
Columns nine and ten in Table 3 report the results of an
iterative version of IFC applied on the test set generated
by ROF, called ROF þ ITER_IFC [1, 16]. Columns 11
and 12 report the results of FCC6þ. It can be seen that
FCC6þ has achieved higher test compaction than
ROF þ ITER_IFC on 12 out of 15 circuits, while two
resulted in a draw. For example, for the circuit c5315,
FCC6þ has achieved 29% more compaction than
ROF þ ITER_IFC. Furthermore, it has shown higher
overall savings (with an average compaction improvement
of 8%) in a much more efﬁcient CPU time (ranging from
1 to 14 times less CPU time). It should be observed that
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Table 2: Illustration of steps of FCC algorithm on the given example
After mapping faults with
detection count ¼ 1
After mapping faults with
detection count ¼ 2
After mapping faults with





Cluster Fault Fault component Fault Fault component Fault Fault component Test vector Test vector
1 f1 0x0xx1xxx0 f1 0x0xx1xxx0 f1 0x0xx1xxx0 000x11x100 0001110100
f4 00xx1xx1xx f4 00xx1xx1xx
f6 00xx11xx0x
2 f2 1xx1xx10x1 f2 1xx1xx10x1 f2 1xx1xx10x1 10x1x110x1 1011011001
f3 x0x1x1xxx1 f3 x0x1x1xxx1
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more compaction as the algorithm continued on iterating
due to more compaction improvements achieved.
In Table 4, a comparison is made for the largest circuits
between the number of compacted test sets obtained by
FCC6þ and those obtained by Mintest [15] using both
dynamic and static compaction techniques. It should be
observed that Mintest static compaction has reported the
smallest known test sizes for several circuits. For ﬁve out
of the six compared circuits, the test size of FCC6þ is
smaller than Mintest dynamic test compaction.
Comparison in terms of CPU time is not made as the
CPU time taken by Mintest dynamic compaction is not
available. However, it is known that running ATPG with
dynamic test compaction is slower than regular ATPG
mode. While for all the circuits, the number of test
vectors obtained by Mintest static compaction is smaller,
the CPU time is signiﬁcantly higher than FCC6þ, limiting
the practicality of the technique for large industrial
circuits.
It should be pointed out that any static compaction algor-
ithm can be used after the proposed FCC algorithm. In fact,
given a test set T, the FCC algorithm will generate a new
test set T   whose characteristics are different from the
characteristics of T. Thus, a static compaction algorithm
that cannot compact T may manage to compact T  .
4 Conclusions
In this work, we have proposed a new test compaction tech-
nique for combinational circuits based on test vector
decomposition and clustering. Test vectors are decomposed
and clustered for faults in an increasing order of fault detec-
tion count. Experimental results have demonstrated the
effectiveness of the proposed technique in achieving
higher level of compaction in a much more efﬁcient CPU
time than previously proposed clustering-based test com-
paction techniques. An iterative application of the proposed
technique has also shown signiﬁcant increase in the
achieved level of test compaction.
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